¤A¤Óºô¸ô³Ìªì¥ÑXerox¦b¤G¤Q¥@¬ö¤C¤Q¦~¥N¤¤´Á´£¥X¡A¦b1983¦~§@¬°IEEE 802.3¼Ð·Ç¡A²{¤w¸g¦¨¬°°Ó·~»â°ì¹q¸£³q°Tªº¨Æ¹ê¼Ð·Ç¡C¤A¤Óºô¸ô¸g¾ú¤F±q3Mbpsªº¦P¶b½uÆl¨t²Î¨ì¥Ñ«D¾B¸nÂùµ±½u(Cat5 UTP)ºc«Øªº¨t²Î¡A¥i´£¨Ñ°ª¥i¾a©Ê¡B§C¦¨¥»¤Î100Mbpsªº©Ê¯à¡C¥Ø«e¥«³õ¤W¤w¸g¥X²{¤F1Gbpsªº¤A¤Óºô¸ô³]³Æ¡A10Gbpsªº²£«~¤]§Y±N¥X²{¡A¤A¤Óºô¸ôªº«ùÄòµo®i(ªí 1)¦b±N¨Ó«Üªø¤@¬q®É¶¡¤ºÁÙ±NÄ~Äòº¡¨¬¥«³õ»Ý¨D¡C
¤A¤Óºô¸ôªº¶Ç¿é½d³ò¡B¥i¥Î©Ê¤Î©ö©ó¹ê¬Iªº¯SÂI¡A¥[¤W¾ã¦X¨ì¤u¼tÅé¨t»P¥ø·~ºô¸ôªºÀ£¤O¡A«P°ÊµÛ¤u·~¶}µo¤Hû«Ø¥ß°ò©ó¤A¤Óºô¸ôªº¤u·~ºô¸ô¸Ñ¨M¤è®×¡A³o¨Ç¤è®×n¯à¬Û®e©Î´À¥N¤u·~²{³õ¶×¬y±Æ³q°T¸Ñ¨M¤è®×¡C¦p¤µ¦³³\¦h°ò©ó¤A¤Óºô¸ôªº¤u·~³q°T¨óij¡A¨CºØ³£¦³¨ä¦Û¤vªºÀuÂI©M¯ÊÂI¡C¬Y¨Ç¨óij¹ê²{¤F¼Ð·Ç¤Æ¨Ã/©Î¶}©ñ¡A¨Ï¥ô¦ó¶}µo¤Hû³£¥i¥H«Ø¥ß³o¨Ç¨óijªº¹ê¬I¡C³o¦ÛµMn¨D¶}©ñ¨óij§ó¬°´¶¤Î¨Ã¦b·~¬É¼sªx¦aÀ³¥Î¡C
¬Y¨Ç¤è®×¥u¬O±N²{³õ¶×¬y±Æ©ÎÀ³¥Î¸ê®Æ¥´¥]¨ì¼Ð·Ç¤A¤Óºô¸ô¤¤¡A©Ò¥H¥u»Ýn¤@ӼзǤA¤Óºô¸ô¹ê¬I(¦ý¯Ê¤Ö¨M©w¾÷»s³y¦¨§Y®É©Ê¯à¸û®t)¡CµM¦Ó¡A³\¦h¤u·~¤A¤Óºô¸ô¨ó©w»ÝnÃB¥~ªº«È»s¤Æ³nÅé¡A¦Ó¦h¼Æªº°ª®Ä¯à¨ó©wÁÙ»Ýn«È»s¤ÆªºµwÅé¡A³o¨Ï¶}µo»PºûÅ@¤ä´©¦h¨óijªº¤è®×§ó¬°§xÃø¡C
²{¦b¤£¦ý¦³³\¦h¨ó©w¡A¦Ó¥B³o¨Ç¨ó©wÁÙ¦b¤£Â_µo®i¡A¥R¤À§Q¥Î¤F°ò¦¤A¤Óºô¸ô¼Ð·ÇªºÅܤƤΧ޳Nªº§ï¶i¡C¬°¤F¼W±jÄvª§¤O¡A¤u·~³]³Æ»s³y°Ó¥²¶·´M§ä¤@ºØ§C¦¨¥»ªº¤è¦¡¨Ó¤ä´©¾¨¶q¦hªº¤u·~¤A¤Óºô¸ô¨óij¡A¥i¥H¨³³t±µ¨ü·sªº¨ó©wÅܤơA¤ä´©·s¨ó©w¨Ã§l¦¬¨ä¥Lªº¨t²Î§ï¶i¡C
³]p³q¥Îªº¤u·~¤A¤Óºô¸ô¸Ñ¨M¤è®×
ÅãµM¥i¥H³]p¤@ӸѨM¤è®×¨Ó¤ä´©¦hÓ¨ó©w¡A¥un¬°¨CÓ¨ó©w«Ø¥ß¤@Ó´¡¥ó§Y¥i¡C¦ý´N¥Ø«e¥«³õ¤W¦s¦bªº¼Ð·Ç¼Æ¶q¤Î«ùÄòµo®iªº§Î¶Õ¨Ó¬Ý¡A¤@ӸѨM¤è®×¦p¦ó¤~¯à¬Jºû«ù¸û§Cªº¦¨¥»¡A¤S¯à¤Î®É¦a¤ä´©·sªº¥\¯à¤ÎÃB¥~ªº¨óij¡H¦b¨Ï¥Î¼Ð·Ç¤A¤Óºô¸ô µwÅ骺±¡ªp¤U¡A¥²¶·n¶}µo©Î²¾´Ó¨ó©w³nÅé¥H¦b©Ò¿ïªº³B²z¾¹³]³Æ¤W¹B¦æ¡C³on»Ýn¦h¤[¡HCPU¬O§_¦³¨¬°÷ªº³B²z¯à¤O¹B¦æ¸ÓÀ³¥Îµ{¦¡¤Î¨ó©w¡H
¦b»Ýn·sªº¤u·~¤A¤Óºô¸ôASIC/ASSP³]³Æ®É¡A¥²¶·n¶}µo¹q¸ôªO¡A³o´N¯A¤Î¨ì«Ø¥ß·sµwÅé¬ÛÃöªº¦UºØ¦¨¥»¤Î©µ¿ð¡C·í¤A¤Óºô¸ô¨ó©w¤É¯Å®É¡An¶}µo·sASIC/ASSP³]³Æ¤Î¦hºØª©¥»ªº¹q¸ôªO¥H¤ä´©ì¨Óªº»P·sª©ªº¨óij¡C¨Ì¿àASIC/ASSSP³]³Æ·|³y¦¨¨ÑÀ³°ÝÃD¡A¦Ó¥BÀHµÛ¨óijªº¨³³tÅܤơA·|³y¦¨³]³Æªº³vº¥²^¨O¡C³oºØ¸Ñ¨M¤è®×¦¨¥»¸û°ª¡A¤£©ö´£¨Ñ¤ä´©¡A´£¨Ñ·s¥\¯à¤]¤ñ¸û½wºC¡C
µM¦Ó¡A©Ò¦³³o¨Ç°ÝÃD³£¥i¯à³z¹L¥ÎFPGA³]³Æ¨Ó¹ê¬I¤@Ó¤u·~¤A¤Óºô¸ô¤¶±¨Ó¸Ñ¨M(¹Ï1)¡CFPGAªº¤@Ó¥DnÀu¶Õ¬O¨ä¥i¥H»´ÃP¦a«·s°t¸m¡A¥u»ÝÀH®É¦b¤u·~¤A¤Óºô¸ô¨ó©w¤¤©Ò»ÝªºµwÅ餤ºc«Ø¤@Ó¹q¸ôªO¤Îµ{¦¡¡A¶È¦b²£«~¥æ³f«e¬Æ¦Ü¬O²{³õ¶i¦æ³£¥i¥H¡C¦pªG»Ýn¤£¦Pªº¨ó©w¡A¦p«È¤á§ïÅܤF©w³æ¡A¥un¹ïFPGA¶i¦æ½sµ{³]¸m¡A¶È»Ý´X¬íªº®É¶¡¹ï©Ò»ÝªºFPGA°t¸mÀɶi¦æ³B²z§Y¥i¡C³oºØ¦h¼Ð·Çªº¸Ñ¨M¤è®×·¥¤j¦a°§C¤F¶}µo¦¨¥»¨Ã½w¸Ñ¤F®w¦s»P¨ÑÀ³Ãì°ÝÃD¡C¬°FPGA³]³Æ«Ø¥ß·s°t¸mÀÉ»Ýn¶}µo·s³nÅé©ÎµwÅé¡A¦ý§Q¥ÎAltera¶}µo¤u¨ã¤ÎAltera¦X§@¹Ù¦ñªº²{¦¨ªºª¾ÃѲ£Åv(IP)¡A¥u»Ý´X©Pªº¶}µo®É¶¡¤º©Î§óµuªº®É¶¡¤º§Y¥i¹ê²{¡C
·í»P¤A¤Óºô¸ô¦¬µo¾¹(ºÙ¬°PHY)µ²¦X®É¡AFPGA³]³Æ¥i°õ¦æ¤A¤Óºô¸ô¤¶±©Ò»Ýªº¥þ³¡¥\¯à¡CPHY»P¹q¸ôªO¹q¤l¤¸¥ó¥i³B²zª«²z(1¼h)¤¶±¡A¦Ó(²Ä2¼h)´C¤¶±µ¨ú±±¨î¾¹(MAC) µwÅé¥\¯à¥ÑFPGA³]³Æ¤¤°t¸mªºÅÞ¿è¶i¦æºÞ²z¡A¸û°ª¯Å§Oªº¥\¯à(²Ä3¼h¤Î¥H¤W)¦b¹B¦æ¦b°t¸m¨ìFPGA®Ö¤ßÅ޿褤ªº³B²z¾¹ªº³nÅé¤W¹ê¬I¡C¥Ñ©óFPGA ÅÞ¿è¨ã¦³¥iµ{¦¡©Ê¡B¦h¼Ð·Ç¤ä´©ªºI/O°w¸}¡BÂ×´Iªº²{¦¨¤¶±IPªº¥i¥Îµ¥¯SÂI¡A¦b²{¦³À³¥Î³B²z¾¹¤ÎFPGA¤§¶¡¹ê¬I¤@Ó³q°T³q¹D«Ü®e©ö¡C³q±`¡A³B²z¾¹³]³Æ(¦pI2C¡BSPI©Î¬Y¨Ç¨ä¥L¥»¦a¥¦æ¶×¬y±Æ)©Î¨t²Î(¦pPCI¡BPCI Express¡BCANopenµ¥)¤¤²{¦³ªº¤¶±¥i¥H¥Î©ó»PFPGA³q°T¡C³oºØ¤è¦¡¹ïpºâ®É¶¡¤Î¹B¦æ¦b²{¦³³B²z¾¹¤WªºÀ³¥Î³nÅé©Òn¨Dªº§ïÅÜ«D±`¤Ö¡C³o¥i¥H«O«ù¨t²Î³nÅ骺ª¬ºA¡A¨Ã¯à´£¨Ñªº³B²z¸ê·½¥H¹ê¬I°ª®Ä¯àªº¤u·~¤A¤Óºô¸ô°ïÅ|³B²z¯à¤O¡C
¥Ñ©óFPGAµwÅé¥i¥H½sµ{³]¸m¡A¥i¥H«Ø¥ß¦³¨âөΦhÓ³n·L³B²z¾¹®Ö¤ßªº¨t²Î¡AÁÙ¥i±NÀ³¥Î³B²z¾ã¦X¨ìFPGA³]³Æ¤¤¡C³oºØ¨t²Î¾ã¦XªºÀu¶Õ¥i¥]¬A°§C¤¸¥ó¼Æ¶q¡B¦¨¥»¤Î¥\¯Ó¡C¦¹¥~¡A§¹¥þ°ò©óIPªº³]³Æ¨ã¦³¸ûªøªºFPGA³]³Æ¹Ø©R¤Î¯à»´ÃP¾E²¾¨ì·s¤@¥N²£«~ªº¯à¤O¡A¥iÁ×§K¨ä³Q²^¨O¡CFPGAÁÙ¥i³z¹L±Npºâ±K¶°ªº¥\¯à¹ê¬I¬°FPGAµwÅé¦Ó«D³nÅé¨Ó´£°ª¨t²Î©Ê¯à¡A±q¦Ó´£¨Ñ§ó¦³®Äªº¹ê¬I¡C¨Ã¹ê²{°ª®Ä¯à¡B§C®É¯ß³t«×¤Î§C¥\¯ÓªºÀu¶Õ¡C¹ï©ó¤u·~¤A¤Óºô¸ô¡AFPGAµwÅé³]p¥i¥]¬A¤@Ó¶°½u¾¹©Î¥i¥[³t¤A¤Óºô¸ô³q°TªºÃþ¦üµwÅé¡C
FPGA¤£¶È¥i±NÀ³¥Î¥ô°È²¤Æ¨ì¤@Ó¥HFPGAÅÞ¿è¹ê¬Iªº³B²z¾¹©ÎµwÅé¡A¦Ó¥BFPGA³]³Æªº¼u©ÊÁÙ¤¹³\¦b¨t²Î¤¤¹ê¬I·s¤¶±¡A¥]¬A²³æªº³q°T¤¶±(¦pUARTS¡B¨Ã¦æI/Oµ¥)¡B©Î¹ê¬I§ó½ÆÂøªº¥\¯à¡A¦p¤ä´©°O¾ÐÅé¼Ð·Ç(DDR2/3µ¥)¡F©Î³Ì·sªº³q°T§Þ³N(¦pÂŤú¡B¤Q»õ¦ì¤¸¤A¤Óºô¸ô¡BPCI Expressµ¥)¡C
ºc«Ø°ò©óFPGAªºµwÅé³]p
«Ø¥ß¤@Ó³B²z¾¹©M¤A¤Óºô¸ôMACµwÅé³]p¬Ý°_¨Ó«Ü§xÃø¡A¦ý¹ê»Ú¤W¥Ñ©ó¥i¥H¨Ï¥ÎSOPC Builder³oºØ¤u¨ã¤Î¹w«Ø³B²z¾¹¡A¥H¤Î¤ÓºôMAC IP¤¸¥ó¡A³oÁÙ¬O¤@¥ó«Ü²³æªº¥ô°È¡CSOPC Builder¾ã¦X¦bAltera ªºQuartus II¶}µoÀô¹Ò¤¤¡A±Mªù¬°¤ä´©«Ø¥ß°ò©óIPªº¨t²Î¯Å¥iµ{¦¡´¹¤ù (SOPC)¦Ó³]p¡C¶}µo¤Hû¨Ï¥Î¹Ï§Î¥Î¤á¤¶±(GUI)¤£¬O½s½XªºHDL¨Ó³]p¨t²Î¡ASOPC Builder ¥[³t¨Ã¹ê²{¤F¦Û°Ê°t¸m¡B¾ã¦X©M²£¥Í°ò©óIPªº¨t²Îªº¹Lµ{¡C
¤u¨ãGUI¦³¦h¶µ¥i¥ÎªºIP¡C¦b¿ï¾Ü¤F¤@ÓIP¼Ò²Õ«á¡A¸Ó¨t²Î¤¹³\¿ï¾Ü¾A·íªº¿ï¶µ¡C§¹¦¨³o¶µ¤u§@«á¡A°t¸mªºIP¤¸¥ó´N·|¥X²{¦b·í«eªº¨t²Î³]p¤¤¡C¸Ó¤¸¥óªº°ò§}©Î¤¤Â_¯Å§O¥i¥H§ïÅÜ¡A¤]¥i¥H¨Ï¥ÎGUI×§ï¨t²Îªº¤¬Áp¬[ºc¥H§ïÅÜIP¤¸¥ó¶¡ªº³s±µ¡C¦¹¹Lµ{(¦p¹Ï2©Ò¥Ü)¤¹³\¨³³t³]p¼Ò²Õ¤Æ»P/©Î°ª«×³Ì¨Î¤Æªº¨t²Î¡C³]p»~®t¼Ð°O¦b¤U³¡µøµ¡¡A³o¼Ë³]p®v¥i»´ÃP¦aµo²{¨Ã¸Ñ¨M°ÝÃD¡A¦p¦ì§}½Ä¬ð©Î¤¸¥ó¶¡ªº¿ù»~³s±µµ¥¡C
·í¨t²Î³]p§¹¦¨«á¡A³]p®vÂI¿ï²£¥Í«ö¶s¡A¤u¨ã´N·|²£¥Íºc«Ø¦³®Ä¨t²Î©Ò»Ýªº¥þ³¡HDL ¡C¥Ñ©óIP¥Ñ¼t°Ó¹w¥ýºc«Ø¨Ã¸g¹L¤F´ú¸Õ¡A¨t²Î¤¬Áp¬O¾÷¾¹²£¥Íªº¡A³]p¥Ñµ²ºc¨Ó®Õ¥¿¡A¨Ã¥B¥u»Ýn³Ì¤ÖªºIP¤u§@¨Ó¹ê¬I¡C·í¨t²Î²£¥Í«á¡A·|¦bQuartus II schematic editor¤¤Åã¥Ü¬°³]p¼Ò²Õ¡C§Q¥ÎµwÅéºî¦X¥\¯à¡A¹ï¦h¼ÆªºSOPC Builder²£¥Íªº¨t²Î¥u»Ý«ö¤@¤U«ö¶sªº¾Þ§@¡A¥i«Ø¥ß¤@Ó¯à¤U¸ü¨ìFPGA ³]³Æ¤¤ªº°t¸mÀÉ¡C
¦pªG¡A¥H«á»Ýn¤@Ó·sªº©Îק諸³]p¡A³]p®v¥un¥´¶}SOPC Builder¤u¨ã¡A³z¹LGUI×§ï³]p¡A¥i«·s²£¥Í¨t²Î¡A¥ÎQuartus II³nÅé«·s¦X¦¨¨Ó«Ø¥ß¥t¤@Ó°t¸mÀɧY¥i¡C³oªí©ú¹ï·sªº¤u·~¤A¤Óºô¸ô¨ó©wªºµwÅé³]p¥i¥H³z¹LÁʶR©Ò»ÝªºµwÅéIP¨Ó«Ø¥ß¡A¨Ã±N¨ä©ñ¨ì²{¦³ªº¨t²Î³]p«á«·s²£¥Í§Y¥i¡CÂIÀ»¤@¤U§Y¥i¹ê²{«·s¦X¦¨¡A«Ü§Ö´N¥i²£¥ÍµwÅé¡C
¦bNios II³B²z¾¹¤W¹B¦æ³nÅé¨ó©w
¦b¦³¤A¤Óºô¸ô¤ä´©ªº´O¤J¦¡¨t²Î¤¤¡A³B²z¾¹´£¨Ñ¤F¸û°ª¼hªº¥\¯à(¦pTCP¡BUDPµ¥)¡CAltera§Kª©µ|ªº32¦ìRISC Nios II³B²z¾¹¦³¤TÓ¤G¶i¦ì¬Û®eªºÅܼơA¨CÓ³£¬°¤£¦PªºÅé¿n»P©Ê¯à¤ñ¶i¦æ¤F³Ì¨Î¤Æ(ªí2)¡GNios II/f¥i¹ê²{¸û°ªªº©Ê¯à¡BNios II/e¹F¨ì³Ì¤pªº¤Ø¤o¡ANios II/s¥Î©ó¥¿Å¤Ø¤o»P©Ê¯à¡C·íNios II³B²z¾¹§@¬°¤@ºØSOPC Builder IP¤¸¥ó¡A¥i»´ÃP¦a«Ø¥ß°ò©ó³B²z¾¹ªº¨t²Î¡A¨ä¤¤¥]¬A¤A¤Óºô¸ôMAC IP¡AÁÙ¦³³\¦h¨ä¥L¶gÃ䤸¥ó¡A¬Æ¦ÜÁÙ¦³¦hÓNios II³B²z¾¹¡C§Q¥ÎSOPC Builder GUI¡A¥Î¤á¥i»´ÃP¨³³t¦aºc«Ø¤@Óº¡¨¬³]p®vÄY®æ»ÝnªºNios II³B²z¾¹¨t²Î¡A¬Æ¦Ü¥i¹ï¤£¦PªºÀ³¥Î«Ø¥ß¤£¦Pªºª©¥»¡C
·íSOPC Builder·Ç³Æ¦n«á¡ANios II³B²z¾¹¥i»PQuartus II³nÅéÀHªþªº§K¶O IP¬Û®e¡C¦¹IP¥]¬A¥Î©ó¹ê²{¼Ð·Ç³B²z¾¹¶gÃä¥\¯àªº¼Ò²Õ¡A¤Î¦hºØAltera¤Î¨ä¦X§@¹Ù¦ñ´£¨ÑªºÃB¥~IP¤¸¥ó¡C¦b±ø¥ó¦X¾Aªº±¡ªp¤U¡A³o¨Ç¤¸¥óÀHNios IIÅX°Êµ{¦¡¤@¦P´£¨Ñ¡A¥i³z¹L±j¤jªºNios II³nÅéµo®iÀô¹Ò¦Û°Ê¾ã¦X¨ì³nÅéºc«Ø¨t²Î¤¤¡C¸ÓÀô¹Ò¤ä´©¥HC»y¨¥¤Î²Õ¦X»y¨¥¶}µo¡A¥Ñ©ó¸Ó¶}µoÀô¹Ò¬O¥HEclipse ¤ÎGNU¬°°ò¦ªº¡A©Ò¥H¦h¼Æ¶}µo¤Hû³£«Ü¼ô±x¡C
¤u·~¤A¤Óºô¸ôµwÅé»P³nÅéIP
²{¦b¡A¦³¤CºØ¤£¦Pªº¤u·~¤A¤Óºô¸ô¨óij°Ó·~©ÊIP¥]¡A¦pªí3©Ò¥Ü¡CµwÅéIP³q±`¥´¥]¬°§t¦³MAC¤Î©Ò»Ýªº¥ô¦óªþ¥[Å޿誺SOPC Builder¤¸¥ó¡C³nÅéIP§@¬°¤@Ó¸ê®Æ®w©Î¥HC»y¨¥½s¼gªº°w¹ïNios II³B²z¾¹ªº³nÅéAPI¡C¬Y¨Ç¼t°Ó¥«³õ¹w«Ø¤FFPGA°t¸m¡AÅý³]p®v¯à¹³²{¦¨ªºASIC/ASSP¤¸¥ó¤@¼Ë»´ÃP¦a¨Ï¥ÎFPGA³]³Æ¡C
¼u©Ê²Å¦X¤u·~¹q¸£³]p»Ý¨D
¤u·~¥«³õªº¤A¤Óºô¸ô§Þ³N¦³«Ü¦hÀuÂI¡A¦b¤µ«á¤¦~¥i§e²{±j¤jªº¦¨ªø¡C²{¦b¦³³\¦h¤u·~¤A¤Óºô¸ô¨óij¸Ñ¨M¤è®×¡A¨CºØ³£¦³¨ä¯S®íªºÀu¶Õ¡C¦ýÅãµM¤A¤Óºô¸ô§Þ³N±NÄ~Äòµo®i¡A¤£Â_±À°ÊµÛ·sªº»P·í«e¤u·~¤A¤Óºô¸ô¸Ñ¨M¤è®×ªº¶i¨B¡C1-Gbps»P10-Gbps¤A¤Óºô¸ô¤@Ãþªº§Þ³N¤Î¹ï·í«e802.3¼Ð·Ç¤Î®É§ï¶i¡A±N·|´£¥æ§ó°ªªº©Ê¯à¤Î§ó¥X¦âªº¥i¾a©Ê¡C¦P¼Ë¡A¹ï¨ä¥L¤u·~»â°ìªºÃöª`¡A¦p¦w¥þ»P¦w¥þ¨óij²@µLºÃ°Ý¦a·|Ä~Äò±À°Ê¤u·~¤A¤Óºô¸ô¼Ð·ÇªºÅܤơA¹ï¤u·~³]³Æ»s³y¼t°Ó´£¥X¤Fªø¤[ªº¬D¾Ô¡C
§C¦¨¥»FPGA³]³Æ¤Î³n·L³B²z¾¹IPªº¥X²{¹ê²{¤F¦¨¥»¾A¤¤ªº¥iµ{¦¡ªº¤u·~¤A¤Óºô¸ô¸Ñ¨M¤è®×¡CFPGA¥H¬Û¦P°ò¦µwÅé¥i¤ä´©¥ô¦ó°ò©ó¤A¤Óºô¸ôªº¤u·~³q°T¨ó©w¡A¥H¤Î¥iµ{¦¡³]³Æ©Ò¨ã¦³ªº¨t²Î¾ã¦X¡B¼u©Ê¤Î¨¾¤î²^¨OªºÀu¶Õ¡C±N¥i«·s½sµ{ªºµwÅé¡BSOPC Builder¤ÎNios II³B²z¾¹µ²¦X¨ì¤@°_Åý¶}µo¤Hû¯à»´ÃP¦a×§ï¤A¤Óºô¸ô¨óijªº¤W¼h»P¤U¼h¡AµL»Ý§ïÅܪ«²zµwÅé¡C²{¦³¨ó©wªºµo®iÅý즳ªº¨óij³vº¥²^¨O¡A¦Ó¦³§ó¦hªº·s¨óij¥X²{¡C¾Ö¦³¤@Ó¥i¤ä´©¦UºØ¤u·~¤A¤Óºô¸ô¨óijªº¼u©Ê¡B¦¨¥»¾A¤¤ªº¸Ñ¨M¤è®×¶V¨Ó¶V«n¡A¦]¦¹¦bFPGA¤¤¹ê¬I¤u·~¤A¤Óºô¸ô¹ï¤u·~³]³Æ»s³y°Ó±N¦¨¬°¤£¥iÁ×§KªºÁͶաC
§@ªÌ²¤¶
Razak Mohammed Ali¬°Altera¨È¤Ó°Ï°ìªº²£«~¦æ¾P¸g²z¡A¸Ó¤½¥qºô§}¬°www.altera.com¡C
¯S§O·PÁÂ
Stefano J. Zammattio, Altera Corp°ª¯Å²£«~¦æ¾P¤uµ{®v¥H¤ÎStefan Weiher, IXXAT GmbH²£«~¸g²z¡C
Click here for Illustration:
Figure 1, Figure 2, Table 1, Table 2, Table 3